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Abstract—An enhanced DC-DC converter is proposed in this
paper, based on the combination of the Cuk and SEPIC convert-
ers, which is well-suited for solar photovoltaic (PV) applications.
The converter uses only one switch (which is ground-referenced,
so simple gate drive circuitry may be used), yet provides dual
outputs in the form of a bipolar DC bus. The bipolar output
from the DC-DC converter is able to send power to the grid via
any inverter with a unipolar or bipolar DC input, and leakage
currents can be eliminated if the latter type is used without
using lossy DC capacitors in the load current loop. The proposed
converter uses integrated magnetics cores to couple the input and
output inductors, which significantly reduces the input current
ripple and hence greatly improves the power extracted from the
solar PV system. The design methodology along with simulation,
experimental waveforms, and efficiency measurements of a 4
kW DC-DC converter are presented to prove the concept of the
proposed converter. Further, a 1 kW inverter is also developed
to demonstrate the converter’s grid-connection potential.
Index Terms—DC-DC power conversion, grounding, DC-AC
power conversion, MPPT, bipolar DC output, solar power gen-
eration.
I. INTRODUCTION
A. DC-DC Converters for Photovoltaic Applications
SOLAR photovoltaic (PV) systems, including both stringand distributed architectures, typically employ DC-DC
converters to control the power generation in order to harness
the maximum solar power at varying climatic and panel
conditions [1, 2]. In addition to high efficiency and low cost,
the DC-DC converter is required to provide a wide range of
output/input voltage change ratios, and fast current and voltage
control to facilitate maximum power point tracking (MPPT). A
summarized comparison of the most popular non-isolated DC-
DC converters is provided in Table I, in addition to the con-
verter proposed in this paper. Boost converters are commonly
used for the DC-DC conversion in PV applications, but only
step-up voltage ratios are possible. The standard buck-boost
converter is capable of both step-up and step-down voltage
conversion, however its discontinuous input current limits its
ability to perform optimal MPPT without large decoupling
capacitors. Cuk and SEPIC converters have continuous input
currents, and are also capable of both voltage step-up and
step-down, however their large input current ripples still limit
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MPPT performance as the PV system will vary widely around
its maximum power point (MPP) [3–6]. The unipolar DC
output of these converters also limits their inverter pairing
options, typically leading to leakage currents as explained in
Section I-B. The component ratings for the converters are
largely similar, so the primary factor influencing the cost of
these converters is their component count, shown in Table I.
The primary losses in DC-DC converters are switching losses,
copper losses (inductor windings), diode conduction losses,
MOSFET conduction losses, and inductor core losses (eddy
current and hysteresis). The converters in Table I all have an
equal switch count so the switching losses will be similar. The
inductor losses are lower for the proposed converter because
the reduced input current ripple decreases the peak inductor
current, however the converter has more inductors. For this PV
application, it is also important to distinguish between the DC-
DC converter’s efficiency and the overall system efficiency.
The low input current ripple in the proposed converter will
keep the PV system closer to its MPP, further improving the
overall power extracted.
B. Photovoltaic System Configurations
Domestic PV systems are usually connected to single-phase,
earthed AC grids. Thus, in addition to voltage change ratios
and input current waveforms, another important factor to
consider is the impact of leakage currents [7–9]. These stem
from the high frequency common mode voltages introduced at
the DC side of many inverter topologies (e.g. H-bridge), which
cause leakage currents to flow through the significant panel-to-
ground parasitic capacitances inherent in PV systems [10, 11],
as shown in Fig. 1a. A simple method of mitigating this issue is
to introduce a line frequency transformer between the inverter
and grid which allows the PV system to be grounded, as
shown in Fig. 1b. The major drawback of this method is that
these transformers are bulky, heavy, and costly [12, 13]. If this
line frequency transformer is replaced by a high frequency
transformer within an isolated DC-DC converter, as shown in
Fig. 1c, then the common mode voltages can be eliminated
with a higher power density and lower cost. The downside
of using an isolated DC-DC converter is that they have
an increased number of switches and diodes [14], and they
still rely on transformers which negatively impact the overall
efficiency of the PV system. The leakge current decoupling
method has been investigated in recent years to reduce the
leakage currents in converters such as the HERIC, H5, and
H6, however additional switching devices must be employed
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TABLE I
DC-DC CONVERTERS COMMONLY USED IN SOLAR APPLICATIONS.
Converter Voltage output Input current Voltage output/input ratio # switches # diodes # inductors # capacitors
Buck Unipolar Discontinuous D 1 1 1 1
Boost Unipolar Continuous 1/(1−D) 1 1 1 1
Buck-boost Unipolar Discontinuous D/(1−D) 1 1 1 1
Cuk Unipolar Continuous −D/(1−D) 1 1 2 2
SEPIC Unipolar Continuous D/(1−D) 1 1 2 2
CI-CCS Bipolar Continuous 2D/(1−D) 1 2 3 4
(a) Unipolar DC output without transformer causing leakage currents.
(b) Unipolar DC with line frequency transformer.
(c) Isolated DC-DC converter with unipolar output.
(d) Unipolar DC output with grounded bipolar input inverter.
(e) Bipolar DC output with grounded bipolar input inverter.
Fig. 1. Grounding options for single-phase PV systems.
[15, 16], which increases the losses, cost and complexity of
the system.
An alternative to transformers and these DC decoupling
methods is to eliminate these common mode voltages by using
an inverter with a grounded bipolar DC input (e.g. half-bridge
inverter, T-type inverter, diode/neutral-point-clamped inverter,
flying capacitor/capacitor-clamped inverter), which is driven
by a bipolar, ground-referenced DC bus [17]. These invert-
ers operate without introducing switching frequency common
mode voltages on the DC bus. It is theoretically possible to
use a standard unipolar output DC-DC converter to create the
required bipolar DC bus by providing a ground connection at
the midpoint of the DC link capacitors, as shown in Fig. 1d,
however the entire grid current will flow through the DC link
capacitors creating substantial losses, and the PV input will
be referenced to the negative DC bus voltage, leaving the 100
Hz common mode voltage on the PV array.
The solution explored in this paper uses a DC-DC converter
that produces a bipolar output from a unipolar input, as shown
in Fig. 1e. This method fundamentally addresses the leakage
current issue without the use of transformers or high current-
carrying capacitors, whilst also providing grounding for both
the PV system and DC-DC converter (which eases their
isolation and gate driver requirements), and serendipitously
solving the ‘potential induced degradation’ problem associated
with PV cells [18].
C. The Combined Cuk-SEPIC (CCS) Converter
The Combined Cuk-SEPIC (CCS) converter, shown in
Fig. 2a, is an emerging DC-DC converter topology that is
well-suited for this application and has hence been investigated
recently [19–23]. It uses a single switching node, which
is common to both Cuk and SEPIC energy transfer stages,
to provide matching ground-referenced positive and negative
outputs. During the switch ‘on’ state (Fig. 2b), all inductors are
charging and the capacitors are discharging. When the switch
turns off (Fig. 2c), the inductor currents redirect into the two
diodes and the capacitors charge while the inductors discharge.
In continuous conduction mode (CCM) operation considered
in this paper, the switch turns on again prior to the complete
discharge of any inductor.
The CCS converter can provide large step-up, as well as
step-down voltage conversion ratios. The converter has an
output/input ratio of D/(1−D) for each of the positive and
negative DC output terminals, providing step-up conversion
for duty ratios greater than 1/2, and operating in step-down
mode for duty ratios below 1/2. The converter’s overall gain
(i.e. considering the output voltage as the positive-to-negative
voltage) is 2D/(1−D). This distinct output/input voltage ratio
allows regulation of larger input voltage variations with the
same duty cycle range, or alternatively allows the converter
to handle the same input voltage variation with a narrower
duty cycle range, allowing for smaller inductors to be used.
Fig. 3 shows the gain provided by different converter types
for a range of duty cycles.
D. Inductor Magnetic Coupling
The benefits of inductor coupling in Cuk converters and
SEPIC converters has been described in the literature [23, 24].
Despite recent interest in the CCS converter however, research
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Fig. 2. Combined Cuk-SEPIC (CCS) converter.
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Fig. 3. Voltage gain ratios for various converter types.
is yet to be conducted into the effects of coupling its input and
output inductors and the benefits this has for PV systems. This
paper examines the impact of coupling between LIN , LS , and
LC , as shown in Fig. 2a. This converter is henceforth referred
to as the Coupled Inductors Combined Cuk-SEPIC (CI-CCS)
converter. A multi-variable optimization has been conducted
to determine the optimum coupling levels in Section II, which
also includes simulation and experimental results. The results
demonstrate that this coupling can significantly reduce the
input current ripple, which allows the overall inductance – and
hence volume and weight – to be reduced. Section III presents
a discussion of the benefits this reduced current ripple has on
solar PV performance - specifically addressing MPPT and a
high bandwidth current controller - along with an examination
of the wider grid integration of this converter.
II. CONVERTER DESIGN AND MAGNETICS OPTIMIZATION
A. Converter Rating Analysis
The peak power ratings of both the DC-DC converter and
inverter for single-phase grid-connected PV systems are impor-
tant considerations. Fig. 4 shows the CI-CCS converter feeding
a bipolar input inverter, with some energy storage present
on the DC bus to decouple the 100 Hz power fluctuations
caused by the single-phase system. For a 1 kW average
AC output power, the peak instantaneous power will be 2
kW, since the instantaneous power is given by Pac (t) =√
2Vrms sin (ωt)
√
2Irms sin (ωt) = 2VrmsIrms sin
2 (ωt).
Bipolar Input 
InverterCC LC
Cuk Output
CS CPOS
CNEG
VNEG
VPOS
LIN
VPV
SEPIC Output
Switching Node LS
Decoupling
Fig. 4. CI-CCS converter feeding a bipolar input inverter.
If there is no storage present on the DC bus, then the CI-
CCS converter needs to be capable of supplying this 2 kW
peak power on both of its positive and negative outputs (since
this peak occurs in both the positive and negative cycles of
the grid voltage). If there is no cyclical power de-rating of the
CI-CCS converter (i.e. its continuous rating is conservatively
set to the temporary peak power requirements) and if we
pessimistically ensure that it can supply this peak power on
both outputs simultaneously, then the converter must be rated
to a total of 4 kW (i.e. 2 kW for each output). In this case,
the power supplied to the DC input of the CI-CCS converter
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will not be constant, but rather follow the same shape as
the instantaneous AC output power. Thus, in this worst case
scenario the power rating ratio of the CI-CCS to inverter will
be 4:1.
In reality, enough capacitance should be included in between
the CI-CCS converter and the inverter to decouple the 100 Hz
ripple from the PV array, allowing it to produce a constant
power output and maintain operation at its MPP. In this
scenario, with the same 1 kW average AC output power, the
input to the CI-CCS converter will be a continuous 1 kW. This
is supplied alternatively to the positive and negative outputs in
each grid half cycle. Again, without cyclical power de-rating
and ensuring the converter can supply 1 kW on both outputs
simultaneously, the converter should be rated to a total of 2
kW (i.e. 1 kW for each output). Thus, in this scenario the
power rating ratio of the CI-CCS to inverter will be 2:1.
If the converter’s rating is adjusted to account for the
cyclical nature of the power supplied, then the power rating
ratio of the CI-CCS to inverter will be 1:1, since the average
power supplied by the CI-CCS converter is 1 kW, despite this
coming alternately from each output.
Thus, the CI-CCS converter’s rating must be between 1x
and 4x the inverter’s average output power, depending on
the storage present between the converters, and the level of
de-rating applied. In this paper, the converter prototype is
conservatively designed for the worst case scenario (i.e. 4 kW
peak power), but tested at 2 kW since sufficient capacitance
is provided to ensure 100 Hz decoupling between the PV
array and the grid. A more detailed investigation into the
impacts of these decoupling DC link capacitors and inverter
topology selection is left for other papers, focusing in the grid-
integration aspect of the proposed DC-DC converter.
B. Coupling Factor Optimization
The CCS converter was initially designed with no magnetic
coupling between any of the inductors to meet the specifica-
tions given in Table II (the input voltage range corresponds to
a duty cycle of 0.5 ± 10%). It should be noted that the input
current ripple (given as a percentage of average input current)
specification was deliberately set high to allow the benefits of
inductor coupling to be highlighted.
The design process involved analyzing the converter in the
‘on’ state (though the ‘off’ state could also be used to produce
the same results) to obtain equations that describe the voltages
across, and the currents through, the various components.
Using equations from either of these states in combination with
the inductor and capacitor equations (V = L didt and I = C
dv
dt )
produces expressions for inductances and capacitances as a
function of other known parameters. As there are seven of
these components, these equations would be of a prohibitively
high order (up to seven), so small ripple approximations are
applied to simplify the derivations. This process produces the
following equations:
Linmin =
V 2inVoutTs
(Vin + Vout)Pout
(
∆iLinmax%
) (1)
LSmin =
2VinV
2
outTs
(Vin + Vout)Pout
(
∆iLSmax%
) (2)
LCmin =
2VinV
2
outTs
(Vin + Vout)Pout
(
∆iLCmax%
) (3)
CPOSmin =
PoutTs
2 (Vin + Vout)Vout
(
∆vCPOSmax%
) (4)
CNEGmin =
PoutTs
(
∆iLCmax%
)
16V 2out
(
∆vCNEGmax%
) (5)
CSmin =
PoutTs
2Vin (Vin + Vout)
(
∆vCSmax%
) (6)
CCmin =
PoutTs
2 (Vin + Vout)
2 (
∆vCCmax%
) (7)
In these equations, Ts refers to the switching period, and
the (∆x%) terms refer to the peak-to-peak ripples (expressed
as a percentage of their average values). Two important
observations can be made from these equations:
1) As the converter is designed to operate with a range
of input voltages, the worst case value of Vin should
be used for each component. This means the maximum
input voltage for inductors, and the minimum input
voltage for capacitors.
2) Similarly, it should also be noted that Pout appears in
the denominator for the inductor equations but in the
numerator for the capacitor equations. This means that
the inductances required will be largest at the minimum
output power, and the capacitances required will be
largest at the maximum (rated) output power. Here, we
will consider performance at rated power, rather than
over a defined output power range.
With the specifications given in Table II, the passive sizing
equations produce the component sizes listed in Table III
(which also shows the commercially-available capacitor values
selected).
TABLE II
CONVERTER DESIGN SPECIFICATIONS.
Nominal input voltage 360 V
Input voltage range 294 V to 440 V
Target output voltage ± 360 V
Rated output power 4 kW
Switching frequency 100 kHz
Input current ripple 40% peak-peak (at rated power)
Transfer capacitor ripple 10% peak-peak (at rated power)
Output voltage ripple 2% peak-peak (at rated power)
TABLE III
CONVERTER COMPONENT VALUES.
CS 1.04 µF (1.5 µF selected) LIN 545 µH
CC 0.47 µF (0.47 µF selected) LS 891 µH
CPOS 4.25 µF (5 µF selected) LC 891 µH
CNEG 0.39 µF (0.33 µF selected)
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Fig. 5. Input current ripple at rated output power as a function of coupling factors, k1 and k2.
A multi-variable optimization was conducted to identify the
correlation between inductor coupling and input current ripple
by modeling the ripple current at different coupling factors.
The variables being tested were:
• Coupling factor between LIN and LS (k1)
• Coupling factor between LIN and LC (k2)
• Coupling factor between LS and LC (k3)
The optimization process revealed that a positive value of k3
had a detrimental impact on performance, but a negative value
of k3 improved performance. This improved performance
comes at the cost of a complex inductor design, so the process
is continued with uncoupled output inductors (i.e. k3 = 0) to
maximize prototype flexibility. Next, the input inductance was
split equally into two inductors (Lin1 in series with Lin2),
to achieve coupling between LIN and LS , and LIN and LC ,
without having any coupling between LS and LC . Fig. 5a is
a surface plot showing the impact of varying k1 and k2 on
the input ripple current, and Fig. 5b presents the same data
viewed from above as a color map. This graph shows almost
perfect symmetry along the k1 = k2 line, demonstrating that
there are no advantages to distinct values of k1 and k2. Thus,
it was sensible to apply the constraints given in (8), (9), and
(10) to simplify the optimization.
Lin1 = Lin2 = 0.5× Lin (8)
k1 = k2 = k (9)
k3 = 0 (10)
The results of this simplified optimization can be seen in
Fig. 5c, which shows the sensitivity of the input current ripple
against the coupling factor, k, (Lin1 and LC and Lin2 and
LS) at rated power. A variable step size was used to ensure
that the curve had many data points around the turning point,
while the coupling factor was swept from k = 0 to k = 0.99.
The three lines show the input current ripple (as a percentage
of average input current) at the nominal input voltage (360
V), as well as at the limits of the input voltage range (294 V
and 440 V). It is observed that the minimum ripple occurs at
the same coupling factor (k0.89), independent of input voltage
and voltage conversion ratio. This result shows a significant
decrease in input current ripple of more than 80% compared
to uncoupled inductors for all three input voltages tested, and
forms the basis of the simulations and experimental work.
C. Simulation Results
The CCS converter has been simulated successfully using
the Saber simulation package, in two key scenarios:
• Reference scenario: no coupling between input, Cuk, and
SEPIC inductors.
• Optimal scenario for input current ripple reduction: cou-
pling factor of 0.89 between LIN and LC , and LIN and
LS , and no coupling between LS and LC .
For both of these scenarios, the converter was simulated at
nominal input voltage (360 V) as well as the minimum and
maximum rated input voltages (294 V and 440 V) by adjusting
the duty cycle accordingly. The most relevant waveforms of
these simulations, corresponding to the nominal input voltage
condition, are shown is shown in Fig. 6. The key observation
is the significant decrease in the input current ripple in the
coupled inductors scenario. The switch current at turn-off is
the peak input current, so the reduced input current translates
to a reduced peak switch current, as shown in the simulation
waveforms. The waveforms also show the SEPIC and Cuk
capacitor voltages in addition to the three inductor voltages
(plotted together as they overlap). These results show that
there are no waveforms negatively impacted as a result of
the inductor coupling. The peak-to-peak output voltage ripple
is calculated to be 1.8% for the positive DC output and 2%
for the negative DC output, fulfilling the design requirements.
These values remain largely constant over variations in both
input voltage and coupling factor.
The average input current remains the same regardless of
coupling factor, however the ripple component is significantly
reduced when a 0.89 coupling factor between input and output
inductors is used. The input current ripple (peak-to-peak) as
a percentage of average input current at rated power is shown
in Table IV. These results demonstrate that a 0.89 coupling
factor reduces input current ripple by 82% to 88% compared
with the no coupling scenario.
D. Experimental Design
An experimental prototype was built to validate the results
obtained through the simulation studies and optimizations. In
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the literature, IGBTs have been used as the CCS converter’s
switching device [20]. This limits the switching frequency,
and hence power density, for high frequency power converter
designs. Considering these aspects in designing a compact
converter, a silicon carbide (SiC) MOSFET was implemented
to operate at 100 kHz for higher volumetric and gravimetric
power density and efficiency. Fiber optic transmitter and
TABLE IV
INPUT CURRENT RIPPLE AT VARIOUS COUPLING FACTORS AND INPUT
VOLTAGES.
Coupling Input current ripple (percentage of average)Vin = 294 V Vin = 360 V Vin = 440 V
None (k = 0) 21.8% 29.7% 40.0%
Optimal (k = 0.89) 3.8% 4.2% 4.7%
receiver boards have also been built to connect the microcon-
troller to the gate drive circuitry. Film capacitors were chosen
over electrolytic capacitors due to their higher voltage rating,
higher rms and peak current handling capabilities, as well as
their better reliability. A photo of the developed prototype is
shown in Fig. 7.
Fig. 7. 4 kW developed laboratory prototype.
Custom-made inductors are used to provide the coupling
required to reduce the input current ripple. The choice of
magnetic material for the inductor core is extremely important
due to the high switching frequency and DC bias. Some
important factors to consider when selecting the core material
are the saturation point, permeability, and core losses.
Though ferrite cores have typically been used in DC line
reactor applications [25], nanocrystalline powder cores have
an advantage due to their homogeneous low permeability
[26]. Nanocrystalline powder cores are formed with distributed
and controllable micro air gaps to achieve low permeability
(normally from 60 to 120) in order to avoid saturation of flux
density caused by the large DC currents, thus one single piece
of magnetic core can be used for the inductor. Due to ferrite’s
naturally high permeability (normally several thousand) and
low saturation point, additional air gaps must be inserted
between ferrite core pieces when making the inductor to avoid
saturation. This can lead to complex and difficult designs and
inconsistent performance. Additionally, the saturation point
of nanocrystalline-based materials is more than twice that
of ferrite, which further supports the use of nanocrystalline
powder cores in DC line reactors [27].
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Fig. 8. Specialized vs. simple equivalent coupled inductors.
For the purpose of demonstrating the CI-CCS concept whilst
maintaining the flexibility to adjust coupling factors, different
coupling factors can be realized by connecting tightly coupled
inductors (k = kmax ≈ 1) in series with separate uncoupled
inductors, as shown in Fig. 8.
The self and mutual inductances of the coupled inductors
in Fig. 8a are:
LIN = Lin1 + Lin2 (11)
LS = LSEPIC (12)
LC = LCuk (13)
M1 = k
√
Lin1 × LSEPIC (14)
M2 = k
√
Lin2 × LCuk (15)
Similarly, the self and mutual inductances of the tightly
coupled inductors in Fig. 8b are:
Lin = LinA + LinB + LinC (16)
LS = LS1 + LS2 (17)
LC = LC1 + LC2 (18)
M1 = kmax
√
LinA × LS1 (19)
M2 = kmax
√
LinB × LC1 (20)
To eliminate the need for LinC , let LinA = LinB = 0.5×
Lin. If two coils tightly wound on the same toroidal core
have a coupling factor of kmax ≈ 1, then LS1 and LC1 can
be calculated as shown in (21) and (22), where M1 and M2
are obtained from the desired values given in (14) and (15).
LS1 =
(
M1
kmax
)2
0.5× LIN (21)
LC1 =
(
M2
kmax
)2
0.5× LIN (22)
It is then easy to calculate the separate series-connected
inductances required, LS2 and LC2 by using (23) and (24).
LS2 = LSEPIC − LS1 (23)
LC2 = LCuk − LC1 (24)
This means that the overall mutual and self inductance (and
hence performance) are identical to what would be obtained
with a specialized inductor design. Both the uncoupled and
coupled inductors used in the experimental testbed are shown
in Fig. 9.
Fig. 9. Coupled and uncoupled inductors.
E. Experimental Results
Experimental results are presented in Fig. 10, demonstrating
the operation and performance of the converter using both
uncoupled and coupled inductors, and clearly showing the
large reduction in input ripple current. The experimental
results have high frequency ringing present due to parasitics
present (primarily the inter-turn capacitance of the inductor
windings, but also stray inductance in the current paths for
the MOSFET, diodes, and capacitors). This ringing could be
substantially reduced with improved inductor and PCB design,
however that is not the primary focus of this paper.
When all inductors are left uncoupled, the peak-to-peak
100 kHz input current ripple is 30.4%. When the integrated
magnetics are introduced, the peak-to-peak current ripple
drops to just 2.1%, representing a reduction of more than 93%.
It can also be seen that there is a minor imbalance (±0.5%)
between the positive and negative output voltages due to
component non-idealities impacting each converter differently.
The peak-to-peak output voltage ripple is calculated to be
1.2% for the positive DC output and 2.3% for the negative DC
output. These values remain largely constant over variations
in both input voltage and coupling factor, and agree closely
with the simulation results presented in Fig. 6.
The converter’s efficiency and loss sources (e.g. switching
losses, conduction losses, core losses, copper losses) are each
dependent on a number of parameters, including switching
frequency and output power. The converter’s efficiency has
been measured at the designed switching frequency (100 kHz)
over a range of output power.
Fig. 12a shows the measured efficiency for both the CCS
and CI-CCS converters at rated input voltage (360 V). The
efficiency remains largely constant over the range of powers
tested, and is very similar between the CCS and CI-CCS con-
verters, with the CI-CCS converter’s efficiency being slightly
higher. It is expected these loss reductions stem from smaller
IEEE TRANSACTIONS ON ENERGY CONVERSION, OCTOBER 2018 8
(a) Uncoupled inductors. (b) Coupled inductors.
Fig. 10. MOSFET voltage (VDS), IIN, ILS , ILC , VPOS, VNEG (with VIN = VPOS = VNEG = 360 V, i.e. D = 0.5).
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Fig. 11. CI-CCS topology showing the waveforms measured for efficiency
calculations.
copper I2R losses, switching losses, capacitor ESR losses, and
hysteresis losses.
Fig. 11 shows the waveforms measured in the converter
during the efficiency tests. These waveforms, in combination
with datasheet information, have been used to determine the
contribution of some loss sources. These breakdowns are
shown in Fig. 12b, where the eight stacked graphs correspond
to the efficiency measurements in Fig. 12a (scenarios 1 and
2 correspond to the 500 W output, both uncoupled and
coupled; scenarios 3 and 4 correspond to the 1000 W output,
uncoupled and coupled; scenarios 5 and 6 correspond to the
1.5 kW output, uncoupled and coupled; and scenarios 7 and 8
correspond to the 2 kW output, uncoupled and coupled). The
height of these bars are equal to the total loss in each scenario,
and the ‘other’ segments comprise mostly of the MOSFET
switching (turn-on and turn-off) losses, though also include
the inductor core losses and capacitor ESR losses.
In addition to these results which show a unity voltage
gain for each individual output (360 V input and 360 V on
each output), three additional sets of results are presented to
demonstrate the wide voltage conversion ratios possible with
this converter. These three tests are conducted with the same
input voltage (400 V) and different duty cycles. Fig. 13a shows
a step-down in both individual output voltages, as well as
the overall positive-to-negative voltage bus. Fig. 13b shows
a step-down for each individual output voltage (from 400 V
in to 360 V out), but an overall step-up of the positive-to-
negative voltage bus (from 400 V in to 720 V out). Fig. 13c
shows a step-up in both individual output voltages, as well
as the overall positive-to-negative voltage bus. It can also be
observed that the input current ripple remains small in these
scenarios.
III. SOLAR PHOTOVOLTAICS INTEGRATION
A. Maximum Power Point Tracking and Current Controller
Typical P-V and I-V curves for PV modules demonstrate the
importance of the converter’s input current as this determines
the PV system’s output current, and hence power. As discussed
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(b) Loss breakdown for the CCS and CI-CCS converters at various output
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Fig. 12. Efficiency measurements for the CCS and CI-CCS over a range of
output powers at the nominal input voltage condition (Vin = 360V ).
in Section I-A, the CI-CCS converter is particularly well-suited
for this application due to its continuous input current with low
ripple, and grounded bipolar output.
An MPPT controller is designed based on an adaptive
“hill climbing” method to operate at the highest point on
the P-V curve and hence maximize the energy generated and
reduce the power oscillations [28]. This works by varying the
voltage reference, Vref , by an adaptive amount, ∆Vadp, which
decreases as the output power nears the MPP.
A PI-based current controller is designed which receives
a continuously updated reference value from the MPPT con-
troller. The reference generated by the MPPT would typically
vary smoothly, however to demonstrate the performance of
the current controller, a step change in the reference current
is demanded. Fig. 14 shows the converter’s response to this
step change from 1 A to 3 A with an input voltage of 200
V. These results demonstrate that the converter is capable of
tracking a 400 W step change in under 4 ms, meaning that its
bandwidth is easily sufficient for optimal MPPT performance.
It can also be seen that the output voltages also increase,
resulting from the required change in duty cycle to obtain
the higher input current at the same input voltage. When
considering the performance of the CI-CCS converter’s current
controller, it should be noted that the small signal model
will differ depending on whether the converter’s inductors
are coupled or uncoupled. The MPPT controller’s bandwidth
requirement is very low compared with the converter’s current
controller bandwidth, so any differences are negligible for this
PV application.
B. Grid Integration via Bipolar Input Inverter
In most PV applications it is desired to export generated
solar power to an AC grid. The CI-CCS converter can be
paired with with any inverter with a unipolar or bipolar DC
input. If the former is used (e.g. H-bridge), then CI-CCS output
is taken between the positive and negative DC terminals (with
the midpoint left unconnected), however this system config-
uration does not provide the advantage of leakage current
elimination. The grounded bipolar DC output structure of the
CI-CCS converter therefore makes it better-suited for inverters
with a grounded bipolar DC input (e.g. half-bridge inverter,
T-type inverter, diode/neutral-point-clamped inverter, flying
capacitor/capacitor-clamped inverter) as the lack of common
mode voltage eliminates leakage currents, and the grounding
of both the PV system and CI-CCS converter increases the
system safety, and prolongs the lifetime of the PV panels.
A 1 kW T-type single-phase inverter has been designed
and constructed to be used in combination with the CI-CCS
converter to demonstrate the complete power flow from the PV
system to the grid. The complete topology for this system is
given in Fig. 15, showing the input PV array, the proposed CI-
CCS converter, the 100 µF DC capacitance per output used to
decoupled the 100 Hz ripple from the PV array, and the T-type
inverter. The designed prototype also uses SiC MOSFETs and
an LC output filter with a 330 µH inductor and 1 µF capacitor.
Full analysis and discussion of this T-type converter and
the decoupling capacitor selection is left for another paper,
however the fundamental result of the converter’s AC output
voltage is shown in Fig. 16, demonstrating a 50 Hz, 230 V
output waveform (though a 60 Hz, 110 V output waveform is
also possible with minor control changes). Some zero crossing
distortion can be observed resulting from conservative duty
cycle limits imposed, though this will be remedied in future
work.
The CI-CCS converter is controlled to perform MPPT and
the inverter is controlled to regulate the DC bus voltage, which
in turn means varying the rms AC output current in order to
export all generated solar power.
IV. CONCLUSION
Combining the input stages of the Cuk and SEPIC convert-
ers allows a bipolar DC output to be generated from a unipolar
input, using only a single switch. This emerging converter
topology shows many advantages for PV applications as its
bipolar output structure allows the both the PV system and
grid to be grounded without an isolation transformer.
In this paper, the benefits that can be derived by magneti-
cally coupling the converter’s input and output inductors are
investigated. SiC power devices and nanocrystalline powder
IEEE TRANSACTIONS ON ENERGY CONVERSION, OCTOBER 2018 10
(a) Step-down operation (at IIN = 0.6A). (b) Step-down operation (at IIN = 2.8A). (c) Step-up operation (at IIN = 3.5A).
Fig. 13. Switch signal (VGS), MOSFET voltage (VDS), IIN, ILS , ILC , VPOS, VNEG (with VIN = 400 V, at different output voltages).
Fig. 14. Reference current, IIN, VPOS, VNEG (with VIN = 200 V; k = 0.89).
cores are used in place of IGBTs and ferrite cores, enabling
much higher switching frequencies. Together with the coupled
inductors, minimal input current ripple has been realized,
which enables high levels of PV utilization as the system
can remain close to the power curve’s peak. In addition to
the lower input current ripple, a CCS converter with coupled
inductors is smaller, lighter, and more efficient than its un-
coupled equivalent. An inner-loop current controller has been
designed to facilitate MPPT. A SiC-based T-type converter has
T-Type Inverter
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VPV
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Decoupling
Fig. 15. Full system topology: PV, CI-CCS converter, decoupling capacitors,
and T-type inverter.
Fig. 16. AC output voltage of the T-type converter connected directly to the
CI-CCS converter’s ±360 V DC bus.
been used to export the PV power from the CI-CCS converter
to the AC grid.
Results have been obtained, both in simulations and ex-
perimentally, which show that input current ripple reductions
of 80-93% are possible, in addition to demonstrating the
converter’s step-up and step-down capabilities. The current
controller’s performance demonstrates its ability to track rapid
changes in the MPPT current reference. The T-type converter
has also been shown to successfully generate an AC voltage
compatible with all major power systems.
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